Fair bandwidth allocation is an important mechanism for traffic management in the Internet. Round robin schedulers, such as Deficit Round Robin (DRR), are well-suited for implementing fair queueing in multi-Gbps routers, as they schedule packets in constant time regardless of the total number of active flows. The main drawback of these schemes, however, lies in the maintenance of per flow queues, which complicates the buffer management module and limits the sharing of the buffer space among the competing flows. In this paper we introduce a novel packet scheduling mechanism, called Vertical Dimensioning (VD), that modifies the original DRR algorithm to operate without per flow queueing.
I. INTRODUCTION
The fair sharing of bandwidth among competing flows inside the network is of paramount importance for efficient congestion control. The design philosophy of the Internet relies on the end-hosts to detect congestion (mainly through packet losses) and reduce their sending rates.
Consequently, flows that do not respond to congestion (e.g., UDP) may end up consuming most of the available bandwidth at the expense of TCP-friendly flows, while at the same time increase the level of congestion. Fair bandwidth allocation is becoming even more important lately, due to the increasing popularity of streaming applications, such as Internet radio/TV. These applications require a stable throughput for a relatively long period of time, in order for the end-user to perceive an acceptable level of service quality.
Ideally, a router should be able to approximate a max-min fair allocation of the available bandwidth, i.e., each flow should be allocated as much bandwidth as possible, given that this allocation does not affect the throughput of any other flow. Fair queueing schedulers, such as Weighted Fair Queueing (WFQ) [1] , [2] , are extremely effective in providing tight fairness guarantees. In fact, fair queueing is a very well-studied problem, and many variations have been proposed throughout the years that offer different levels of complexity and fairness (a detailed overview is given in Section II).
Among all the packet schedulers reported in the literature, round robin algorithms (e.g., Deficit
Round Robin (DRR) [3] and its variants) are probably the best candidates for incorporating fair queueing in multi-Gbps routers, as they schedule packets in constant O(1) time regardless of the total number of active flows. The main drawback of these schemes, however, lies in the maintenance of per flow queues that raises two important issues with respect to their performance.
First, the complexity of the buffer management module increases with the number of active flows, since the longest queue needs to be identified for dropping packets in the presence of congestion. Second, and most important, the sharing of the buffer space among the competing flows becomes less effective with decreasing buffer size (a fact that is demonstrated in our simulation experiments), and thus the flow isolation property of fair queueing is not strictly enforced.
To further illustrate the importance of achieving efficient statistical multiplexing with small buffer space, we should briefly discuss the current design practice of commercial routers. The June 27, 2008 DRAFT rule-of-thumb (based on the dynamics of TCP's congestion control mechanism) is that the amount of buffering at a router should be equal to the bandwidth-delay product (BDP), i.e., the product of the average round-trip time (RTT) times the link capacity. Consequently, today's core routers (with multi-Gbps links) contain buffers that can hold millions of packets. However, a recent study [4] suggests that the buffering capacity at the backbone routers could be reduced by up to two orders of magnitude without significantly reducing the link utilization. If this theory holds, it will have a positive impact on future communication networks. For instance, the end-to-end delay and delay jitter will be reduced, while the cost and complexity of backbone routers will be decreased dramatically.
To this end, we introduce a novel packet scheduling mechanism, called Vertical Dimensioning (VD), that modifies the original DRR algorithm so that it can operate without per flow queueing.
In particular, we introduce a simple data structure for storing the incoming packets, based on an array of FIFO buffers. We illustrate that this structure has two very attractive properties compared to previous approaches: (i) it simplifies considerably the buffer management module at the router, and (ii) it enables efficient statistical multiplexing, even with very small buffer sizes.
Our results, both analytical and experimental, indicate that VD exhibits very good fairness and delay properties that are comparable to the ideal WFQ scheduler. Furthermore, our scheduling algorithm is shown to significantly outperform existing round robin schedulers when the amount of buffering at the router is much smaller than the bandwidth-delay product.
In summary, the main contributions of our work are the following:
• We introduce a novel packet scheduling algorithm for fair bandwidth allocation that does not need to maintain per flow queues.
• We provide analytical results on the delay and fairness bounds of our algorithm, and investigate its performance (with simulation experiments) under various network conditions.
• We present initial results from a prototype implementation on a software router, and demonstrate VD's effectiveness in a real network environment.
The remainder of the paper is organized as follows. Section II overviews the related work in the area of fair queueing algorithms. Section III describes in detail the VD scheduling mechanism, and analyzes its performance and implementation complexity. Section IV presents the results from the simulation experiments, while Section V provides some initial experimental results from a prototype implementation. Finally, Section VI concludes our work. system. Although all the above algorithms exhibit excellent fairness and delay properties, the time complexity of both maintaining the GPS clock and selecting the next packet for transmission
where N is the number of active flows [7] .
The high complexity of GPS-based schedulers has led to a significant number of implementations that approximate fair queueing without maintaining exact GPS clock. Start-Time Fair
Queueing (STFQ) [8] , Self-Clocked Fair Queueing (SCFQ) [9] , and Virtual Clock (VC) [10] are typical examples of schedulers that calculate timestamps in constant O(1) time. However, since they need to maintain a sorted order of packets based on their timestamp values, the overall complexity is still O(log N ) using a standard heap-based priority queue.
Leap Forward Virtual Clock (LFVC) [11] and Bin Sort Fair Queueing (BSFQ) [12] further reduce the complexity of the dequeue operation, by using an approximate sorting of the packets.
Specifically, LFVC reduces the timestamp space to a set of integers, in order to make use of the Van Emde Boas priority queue that runs at O(log log N ) complexity. However, the Van Emde Boas tree is a very complex data structure, and its hardware implementation is not straightforward. BSFQ, on the other hand, achieves an O(1) dequeue complexity, by grouping packets with similar deadlines into the same bin. Inside a bin, packets are transmitted in a FIFO order. This is a very efficient method for implementing fair queueing, but the number and the width of the bins must be properly set, in order to avoid empty bins (which will compromise the O(1) dequeue complexity).
Round robin schedulers do not assign a deadline to each arriving packet, but rather schedule packets from individual queues in a round robin manner. As a result, most round robin schedulers [3] is probably the most well-known scheduler in this category. It improves on the round robin scheme proposed by Nagle [13] , by taking into account the exact size of individual packets. Specifically, during each round, a flow is assigned a quantum size that is proportional to its weight. Since the size of the transmitted packet may be smaller than the quantum size, a deficit counter is maintained that indicates the amount of unused resources.
Consequently, a flow may transmit (at each round) an amount of data which is equal to the deficit counter plus the quantum size. It is easy to notice that DRR has certain undesirable properties.
First, it has poor delay guarantees, since each flow must wait for N − 1 other flows before it gains access to the output link. Second, it increases the burstiness of the flows, since packets from the same flow may be transmitted back-to-back.
The above shortcomings of DRR have been addressed by many researchers, and several variations of DRR have been proposed. Smoothed Round Robin (SRR) [14] , for instance, employs a Weight Spread Sequence to spread the quantum of each flow over the entire DRR round, thus reducing the output burstiness. Aliquem [15] introduces an Active List Management method that allows for the quantum size to be scaled down without compromising complexity.
As a result, it exhibits better fairness and delay properties compared to the original DRR implementation. Finally, Stratified Round Robin (STRR) [16] and Fair Round Robin (FRR) [17] group flows with similar weights into classes, and use a combination of timestamp and round robin scheduling to improve the delay bound. In particular, they employ a deadline-based scheme for inter-class scheduling, and a variation of DRR for scheduling packets within a certain class.
Both algorithms improve over the performance of DRR, with FRR providing better short-term fairness.
III. VERTICAL DIMENSIONING
We first present in detail the VD scheduling algorithm, and then derive analytical results on its fairness and delay properties. In particular, Section III-A discusses the technical aspects of the algorithm, while Section III-B presents its performance bounds from a worst-case analysis.
Finally, Section III-C outlines the space and time complexity of VD.
A. The Algorithm
We consider a single link with capacity C that provides service to N backlogged flows. Each flow i has an associated weight w i ≥ 1, which corresponds to the relative service that flow i
should receive compared to the rest of the backlogged flows. In a best-effort architecture, w i = 1, for all i. Ideally, the amount of bandwidth that flow i receives during any time interval should be equal to
Notice that we do not assume any admission control mechanism, i.e., the value of r i will constantly change depending on the total number of backlogged flows.
Our motivation in developing the Vertical Dimensioning mechanism is to avoid the maintenance of per flow queues. To this end, we propose the use of an array of M FIFO queues, where each queue may contain packets from any active flow. The whole structure is based on the DRR mechanism, i.e., packet transmissions are organized into a number of distinct rounds.
Within each round, a flow may transmit a certain amount of data that is proportional to its weight. More specifically, during each round, we assign to every flow i a quantum equal to
where L M is the maximum packet size (i.e., the MTU size inside the network that the router belongs to). Unlike DRR, though, we do not maintain per flow queues, but rather assign one queue to each round. In other words, each packet in the VD scheduler is placed in a queue that corresponds to a complete round of transmissions under the DRR scheduler. q [3] q [1] q [2] q [4] q [9] The value of M should be set to account for the worst case scenario, i.e., when a single flow with weight value equal to 1 occupies the whole buffer space. Therefore, to avoid wrap-around,
, where B is the buffer size of the router. Notice that, even if the value of M is fixed for the worst case, this fact has no effect on the performance of the VD scheduling algorithm. The FIFO queues do not waste any buffer space when they are idle, and are merely represented by two pointers at the head and tail of the corresponding queues.
The actual packet transmission in the VD scheduler is performed as follows. A counter current is maintained, indicating the queue that is currently feeding the output link. Once this queue is empty, the counter is increased, all the packets from the following queue are transmitted, and the same process is repeated until all queues are empty. In addition, a counter last identifies the queue containing packets to be dropped in the case of overflow. Both counters take values between 0 and M − 1.
The most important function of the scheduler is to correctly identify the queue (i.e., round number) where an incoming packet should be placed at. In order to achieve that we need to maintain some per flow information. Specifically, the following variables must be kept for every active flow i:
• bytes i : the total number of bytes currently in the queue for flow i.
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• def icit i : this value corresponds to the amount of unused resources that are carried over from one round to the next (i.e., the deficit counter in the DRR terminology). It is also utilized for counting the number of bytes transmitted in the current round for flow i.
• round i : the round number during which flow i transmitted its last packet.
The variable def icit i deserves some further attention, since its purpose is twofold. First, due to the variable size of IP packets, a flow i may not be able to consume its entire quantum (i.e., w i L M ) during one round. Therefore, the amount of unused resources (let it be D i ) should be carried over to the next round, in order to ensure fair bandwidth allocation. It is easy to see, and has been proven in [3] , that D i may take the following values
Initially, when a flow becomes active (i.e., when its first packet is enqueued) its deficit variable is initialized to zero. Then, the value of def icit i is adjusted at the beginning of each new round 
and is maintained through the following procedure:
• When flow i becomes active, set def icit i = 0.
• When a packet of flow i is dequeued, set def icit i = def icit i − size i , where the variable size i corresponds to the size of the transmitted packet.
• At the beginning of each new round (i.e., when processing the first packet of flow i in the
Given the above information, the queue number for a random packet of flow i is computed from the following formula
where the variable size i corresponds to the size of the incoming packet. It is easy to verify that this formula places each packet in the exact round that it would have been transmitted under the DRR scheduler.
The detailed pseudo-code of the enqueue, dequeue and drop operations is shown in Figure 2 .
The only points requiring some further clarification are lines 6-8 in the enqueue operation, and lines 5-6 in the dequeue operation. Both pieces of code perform the exact same function, i.e., they update the variable def icit i to reflect the new value of the deficit counter. However, within each round this initialization is performed only once, inside the function that is invoked first.
The Vertical Dimensioning mechanism borrows the basic concepts from the DRR algorithm, but it has several advantages over the original DRR technique:
• Packets from the same flow that are scheduled in the same round are not necessarily transmitted back-to-back.
• The delay properties of VD are significantly better, since a packet does not need to wait for its turn in the round robin schedule before it can be transmitted. Instead, packets in the same round are transmitted in the order of their arrival.
• It enables efficient statistical multiplexing, since the entire buffer space is shared by all competing flows.
This last property of VD distinguishes it from all other round robin schedulers in the literature.
When per flow queues are employed, the sharing of the buffer space becomes a burden, and may significantly increase the overall complexity. For instance, the buffer stealing scheme of DRR (originally proposed by McKenney [18] ) suggests that, in the event of buffer overflow, a packet from the longest queue should be dropped 1 . However, maintaining a sorted order of queue lengths has a complexity of O(log N ). In fact, McKenney's implementation is based on a linked list of all possible queue length values, where each entry consists of a list of queues
.def icit + wiLM ; (9) Calculate pos from Equation (3); (10) that currently have that exact length. The cost of this approach can be high if a large number of queues have approximately the same length. In VD, we always drop the packet at the tail of the last non-empty queue (e.g., q [2] in Figure 1 ), which has a constant cost. An alternative technique with O(1) complexity, called Approximated Longest Queue Drop, is also proposed by Suter et al. [19] . Instead of searching for the longest queue, the authors only store the length and id of the longest queue from the previous queueing operation (i.e., enqueue, dequeue or drop). However, as the authors state, this scheme does not lead to optimal behavior and may June 27, 2008 DRAFT occasionally fail to provide the flow isolation property of fair queueing.
Besides the complexity of identifying the longest queue, per flow queueing has another undesirable property. When the buffer size at the router is smaller than the typical bandwidth-delay product, the sharing of the buffer space among the competing flows becomes very ineffective.
Specifically, our simulation results (Section IV) indicate that flows with large weight values end up consuming most of the available bandwidth, leading flows with smaller weights to bandwidth starvation. This is due to the weighting of the queue lengths (by a factor of 1/w i ) that essentially favors flows with large weights (notice that using the same weight value for all queues has the exact opposite effect, i.e., the high bandwidth flows cannot reach their fair share).
VD, on the other hand, results in very good fairness even with small buffer sizes. Although current routers provide ample buffer space, the results in Ref. [4] suggest that the buffering capacity at the backbone routers could be reduced by up to two orders of magnitude without significantly affecting the performance. In that case, VD presents itself as an excellent candidate for implementing fair queueing in future multi-Gbps routers.
B. Performance Bounds
In this section we derive some analytical results on the fairness and delay properties of Vertical Dimensioning. For the sake of simplicity, we assume that the number of backlogged flows is constant and equal to N .
We begin by calculating the upper and lower bounds on the service that a flow i receives during X consecutive rounds.
Lemma 1: Consider a flow i that is continuously backlogged during X successive rounds.
Then, the amount of service S i (X) received by that flow is bounded by
and D
end i
be the deficit values prior to the beginning and after the completion of the X rounds, respectively. The amount of service that flow i receives during the X rounds is equal to
Therefore, according to Equation (2)
and
Combining (4) and (5) proves the Lemma.
Next, we derive the corresponding bounds on the service that a flow i receives during any time interval (t 1 , t 2 ).
Lemma 2:
Consider a flow i that is continuously backlogged in the interval (t 1 , t 2 ). The amount of service S i (t 1 , t 2 ) received by flow i within this time interval is given by
where X is the number of rounds that completely enclose (t 1 , t 2 ).
Proof: If X is the number of rounds that completely enclose (t 1 , t 2 ), then flow i will be served at most X times. Thus, according to Lemma 1
Similarly, flow i will be served at least (X − 2) times, and the amount of bytes transmitted will
Combining (6) and (7) proves the Lemma.
In the next theorem we calculate the Golestani [9] fairness index, which measures the difference between the normalized service received by any two flows.
Theorem 1:
Consider two flows i and j that are continuously backlogged in the interval (t 1 , t 2 ). Then, the following inequality holds
where r min is the guaranteed service rate for any flow with weight equal to 1.
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Proof: Applying Lemma 2 to flow i,
From Equation (1) it follows that
where r min = C/ N k=1 w k is the guaranteed rate for any flow with weight equal to 1 (i.e., the minimum possible weight value). Therefore,
Similarly, for flow j
Combining (8) and (9) yields the desired result
The next theorem gives a measure of the worst-case fairness index (WFI) for VD. This index was first introduced by Bennet and Zhang [5] , and gives an upper bound on the difference between the service that flow i receives and the service it should receive in the ideal case.
Theorem 2: Suppose a packet from flow i arrives at time t 1 , increasing the backlog of flow i to q i bytes. Let t 2 be the time that the last bit of q i is transmitted. Then, the total time τ = t 2 − t 1 that elapses is bounded by
During the time interval (t 1 , t 2 ), the amount of bytes transmitted over the output link is equal to
and, therefore, τ is given by
According to Theorem 1
Finally, the next theorem gives a bound on the delay that a single packet experiences at the head of its "flow queue". In other words, it gives a measure of the maximum inter-departure time between two consecutive packets of the same flow.
Theorem 3:
The maximum inter-departure time between two consecutive packets of flow i is given by
We will prove this theorem, by considering the following scenario where a packet from flow i experiences the worst-case delay: all the packets from flow i are transmitted at the beginning of round k, while in round k + 1 all of flow i's packets are transmitted last. In this case, the maximum inter-departure time d is equal to the time needed for all other N − 1 flows to transmit the maximum amount of data possible (within the two rounds). Applying Lemma 1,
To summarize, Vertical Dimensioning provides very good fairness and delay bounds that are comparable to previous round robin schedulers. The main limitation, though, is that these bounds are not strictly rate proportional. In other words, all the flows will experience similar average delay inside the network, regardless of their relative weights. In particular, the expression for the Golestani fairness is dominated by the term
, while the expression for the WFI is dominated by the term
. However, this is an expected result, since the transmission order of the packets inside each round is based on their arrival time and not on their weight value.
C. Time and Space Complexity
The implementation complexity of a packet scheduler is probably of equal importance to its fairness properties. With link speeds reaching 40 Gbps, each packet must be processed within a time frame of a few ns. Therefore, it is imperative that the scheduler has a constant O (1) time complexity that is independent of the total number of active flows. Furthermore, the per packet processing functions should be simple enough, in order to facilitate a fast hardware implementation.
Vertical Dimensioning has all the above properties, and it is extremely simple to implement in hardware. Looking back at Figure 2 , all the pseudo-code lines can be implemented with simple arithmetic operations, while the most expensive procedure is the round number calculation for the incoming packet (Equation (3)). Compared to the simple DropTail queueing discipline, VD (as well as all the other fair schedulers) needs to perform some additional memory accesses during the queueing operations. Specifically, it requires two accesses for reading and writing back the per flow variables (for enqueue, dequeue, and drop). Nevertheless, these memory accesses take place on fast SRAM chips, and to not affect significantly the speed of the implementation.
Regarding space complexity, VD needs to maintain three variables for each active flow (as explained in Section III-A), and two pointers for each of the M FIFO queues. Therefore, the overall space complexity is O(N +
B L M
). This may result in larger memory consumption, compared to per flow queueing schedulers, if
IV. SIMULATION EXPERIMENTS
In this section we experimentally evaluate the fairness and delay properties of VD, and compare its performance to other well-known fair queueing schedulers. The experiments are performed with the ns-2 [20] network simulator. The simulation topology is shown in Figure 3 , where all the links have a propagation delay equal to 1 ms. The packet size is uniformly distributed between 200 and 1000 bytes, while the simulation time is set to 60 seconds. The basic quantum size for all the schedulers (e.g., the value of L M for VD) is set to 1000 bytes. Finally, the results presented in the following paragraphs, correspond to the average value from 10 independent simulation runs. buffer stealing scheme (where each queue has a weight that is inversely proportional to the weight of its corresponding flow).
In the first experiment, we investigate the delay properties of the four schedulers. We configure the reference flows to transmit Constant Bit Rate (CBR) traffic over the UDP transport protocol, where flow i is transmitting at a rate of 125 · i Kbps. Figure 4 shows the average, 99th percentile, and maximum delay achieved by the different schedulers. VD clearly outperforms the other three schedulers in all cases. For instance, VD's average delay is 8%-54% lower compared to Aliquem, 18%-58% lower compared to SRR, and 46%-57% lower compared to DRR. Also notice that the delay under the VD technique does not vary considerably for different weight values, verifying the analytical results in Section III-B.
In the above scenario each source is transmitting at a constant rate without responding to congestion. In its current state, though, the Internet relies on the end-hosts to adjust their sending rates according to the congestion level inside the network. Consequently, a scheduling algorithm should be able to provide fair bandwidth allocation regardless of the transport layer mechanism.
In the next experiment we investigate the effectiveness of the four schedulers in the presence of an end-to-end congestion control protocol. In particular, we set the reference flows to be FTP applications running on top of the TCP congestion control protocol, and allow them to compete for the available bandwidth with the rest of the background flows. Unlike the per flow queueing schedulers, VD performs very well, and its allocation of the available bandwidth is comparable to the ideal case, regardless of the buffer size. This is due to the novel placement of packets into actual DRR rounds that essentially pushes the packets that need to be dropped (in the event of congestion) to the rear of the buffer. DRR, SRR, and Aliquem are based on per flow queues, and during the congestion period the scheduler has no information regarding the importance of each packet. Dropping the packet from the longest weighted queue is obviously not the best method, since it favors flows with large weights. As a result, these schedulers require a large amount of buffer space, so that each flow can store enough packets in the queue to sustain its throughput.
V. EXPERIMENTS WITH A REAL IMPLEMENTATION
We implemented Vertical Dimensioning in the Linux kernel, and in this section we show some representative experiments conducted in the network topology of Figure 6 . We use a star topology with a single router in the center (S5) where we implemented the VD scheduling algorithm.
S1
and S2 are connected to S5 through Gigabit Ethernet interface cards, while S3 and S4 are connected through 100 Mbps Ethernet cards. The hardware configuration of S5 consists of two Intel Pentium III 1.4 GHz processors and 1 GB of RAM. For the traffic generation we used the publicly available tool Iperf [21] . Finally, the packet size is set to 1500 bytes. Next, we investigate the flow isolation property of Vertical Dimensioning in the presence of unresponsive traffic. In this setting we configure both Gigabit interfaces (i.e., at S1 and S2) to send UDP traffic (towards S4) at their maximum rate. Their starting times are set to 0 and 4 sec, respectively. At time t = 8 sec we start a TCP connection from S3 to S4. Figure 8 illustrates the throughput of each flow as a function of time. Notice that in this scenario the TCP flow does not reach its maximum share, but maintains a throughput that is slightly lower. This is due to the large sending rate of the UDP sources that overwhelms the buffer, causing frequent packet losses. Consequently, the TCP source is often forced to halve its congestion window, thus reducing its sending rate. Nevertheless, even in this extreme case, the TCP flow is allocated an amount of bandwidth that is only 15% lower than its fair share. transmissions under the DRR scheduler. The result is a simple data structure consisting of an array of FIFO buffers that is independent of the total number of active flows. We analyze the performance of VD, both analytically and experimentally, and show that it exhibits very good fairness and delay properties that are comparable to the ideal WFQ scheduler.
In summary, VD has several attractive features that make it an ideal candidate for incorporating fair queueing in the current Internet architecture: (i) it simplifies considerably the buffer management module, (ii) it enables efficient statistical multiplexing with small buffer space, (iii) it provides fair bandwidth allocation regardless of the underlying congestion control mechanism, and (iv) it is very easy to implement in hardware.
In the future we plan to investigate the applicability of VD in a router-assisted congestion control protocol (i.e., similar to XCP [22] ). In particular, the novel grouping of packets into rounds that can be translated directly into "number of bytes per unit time", may provide some useful feedback to the end-hosts that will allow them to calculate their fair share in a more efficient manner.
